单周期处理器数据通路
2021-12-21 21:08:09 39 举报登录查看完整内容
单周期处理器数据通路
作者其他创作
大纲/内容
ALU result
Instruction[31:0]
0
MemRead
b
writedata
Zero
Register
4
mux4
A
ALUcontorl
mux1
control
write register
ALU
Readregister 2
1
ALUSrc
Instruction
32
shift left 1
Instruction[6:0]
Branch
readdata 2
memtoreg
Readaddress
PC
readdata 1
Regwrite
a
Writedata
DataMemory
InstructionMemory
Instruction[11:7]
Memwrite
&
Instruction[19-15]
64
>=1
j
Readregister 1
mux2
mux3
ADD
ImmGen
Instruction[24:20]
Aluop
Address
B
Readdata
收藏
0 条评论
回复 删除
下一页
